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I. INTRODUCTION
Voltage Controlled Oscillator (VCO) is the most crucial component for the phase-lock-loop (PLL) and communication systems. With the variety of communication standards including wired and wireless existed in a system, wide frequency band VCOs are needed. Moreover, the clock system of digital circuits, especially for embedded microprocessors and biomedical circuits, requires wide band tuning VCO, since these type of circuits require switching between low-frequency power-saving mode and highfrequency high-performance mode.
Comparing to LC VCO, the ring oscillator is more suitable for wide tuning range design, since the inductor and varactor are extremely area consuming. On the other hand, designing a ring oscillator faces many challenges. Firstly, it is hard to design a low noise ring VCO with wide frequency tuning range, especially with reducing size of technological features [2] , which induces lower power supply voltage. Secondly, for wide tuning range VCO, the voltage to frequency gain would be very large that would cause to increase the noise sensitivity. Thirdly, the VCO should maintain acceptable power dissipation and phase noise level. Many structures of ring VCO were put forward. Although [1] and [3] have good phase noise, the tuning ranges are less than 1GHz. The VCO in [4] has wide tuning range, but it provides only a single-end signal, which would be affected by the other circuits when integrated in an application.
In Section II, a fully differential multi-pass loop ring oscillator with coarse/fine control signal and low power supply is proposed. The frequency tuning range and phase noise analysis are also included. Section III provides the simulation results and comparison with previously published circuits. 
II. PROPOSED CIRCUIT
The proposed architecture of a three stage Multi-loop ring oscillator is depicted in Fig.1 and the circuit of the proposed delay cell with replica bias is shown in Fig.2 . From Fig.1 , the VCO employs multiple operating loops, the first loop (solid line), which is a normal differential input pair, and the second loop (dash line), which offers an auxiliary feed forward loop to reduce the slew time of the output nodes. More specifically, when the gate voltage of the first loop transistor N1 is changing from low to high, the second loop input transistor P5 has already left the lowest point, which would decrease the rising time. controlled by the replica bias circuit with the same structure of the delay cell (without the second loop input for replica bias). Because of using the tail current source transistors N5, the VCO can have wide tuning range. But the tail current source would add low frequency noise to the output nodes that is why some designs such as [1] and [3] tried to avoid it. To compensate this drawback, the circuit utilizes cross coupling transistors P5/P6 to speed up the signal transition and enlarging the size of N5 to suppress flicker noise upconversion, which are beneficial for phase noise and improve signal-to-noise ratio (SNR). In order to avoid the disadvantage from the large voltage to frequency gain, N3/N4 are added to implement a fine control to the circuit. Therefore, the frequency tuning can be achieved by varying the tail current to get coarse tuning or changing the gate voltage of N3/N4 to get fine tuning.
A. Frequency Tuning Analysis
The ring oscillator is a non-linear large signal feedback system. Therefore, it is hard to get the exact frequency tuning range by small signal analysis but it still can give insight into the frequency characteristic. Before doing small signal analysis, it is necessary to assume that the amplitude is small and the waveform shape is sinusoidal [5] . The first order small signal model of the proposed delay cell is shown in Fig.3 . and represent the transconductances of N1/N2 and P1/P2, which form the first and second loop inputs respectively. In addition, and are equivalent output resistive and capacitive load seen from the output respectively. Because of the existence of the replica bias circuit, , and can be tuned by the tail current. Using Kirchhoff's current law at the node − :
Defining is the phase different between first loop input and output and is the phase different between second loop input and output. The following relationships can be derived:
Substituting (2) into (1) and rearranging it, the transfer function of the delay cell can be obtained as:
According to Barkhausen criteria, the magnitude of has to be greater than 1, which means
Using trigonometric function to rearrange (4):
From (5), will not contribute to the frequency tuning range, but it has to be greater than a certain amount when is minimized and is maximized to guarantee oscillation. That means the wider tuning range of the VCO, the greater requirement of is. Since the phase of transfer function equal to , the following relationship can be obtained from (3):
Taking tangent both sides and rearranging (6), the frequency factor can be written as:
From (7), it is seen that , and will affect the tuning range of the oscillator. Since is defined by the number of delay cells in the ring oscillator and is equivalent parasitic capacitance of the circuit, both of these cannot be changed by tuning the control signals. From Fig.2 , a negative feedback loop including an op-amp exists in the replica bias circuit. When the tail current is changed, for example increasing , the replica bias circuit can decrease the resistance of P3/P4.
At the same time, the second term of (7) also contributes to the voltage-to-frequency tuning range. Although increases the lowest frequency bound slightly, it can greatly improve the highest frequency bound of the oscillator, since by increasing , the current through the P5 is also increased and hence a greater is available. In addition, to make and change in the same tuning direction, the transistor size of the second loop should be selected carefully to make − positive. Fig.4 shows the simulation result of the frequency tuning range with and without second loop (when P1/P2 are eliminated). From Fig.4 , with the second loop the lowest frequency is increased by 150MHz, however the highest frequency is increased by around 1GHz.
From the above analysis, it can be seen that the proposed VCO has very wide tuning range. That means the tail current control would increase the tuning sensitivity in the feedback systems which involves VCO, such as PLL system. So, besides tuning the tail currents as coarse control, the delay cells of the oscillator have a second tuning signal to change the gate voltage of N3/N4 to achieve smaller voltage-tofrequency gain for the oscillator, as fine control. N3/N4 has to be biased in triode region, since the current of N1/N2 cannot be shunt by a large amount, otherwise the oscillation will become unstable. For VCO with coarse/fine control working in PLL system, a digital controlled current mirror switch can be implemented such as the designs presented in [6] and [7] .
B. Phase Noise Analysis
The phase noise of the ring oscillator is estimated based on the theory of Dai et al. in [8] where the equation of singlesideband phase noise for oscillators is written as: In the above equation, ∆ is the single-sideband phase noise, is excess noise factor, is the equivalent output resistance of delay cells, is the maximum output slew rate, represents the peak-to-peak signal voltage, is the power supply voltage, 0 is the center frequency, ∆ is the offset from center frequency, is the Boltzmann's constant and is the absolute temperature. From (8) , the phase noise of the oscillator is primarily depended on . If the oscillator has a large value, sharp signal edge and large slew rate will be obtained and consequently good phase noise performance is achieved. The cross-coupled PMOS transistors P5/P6 can speed up the transitions at the output nodes and enlarge the slew rate of oscillation. This is because when − change from low to high, not only of P6 decreases, but also of P6 and that improves the transition speed of the output signal + . Thus the proposed circuit allows low power supply while maintaining low phase noise performance.
In addition, the current ratios of the P3/P5 and P4/P6 have to be careful design. If P3/P4 diverts large current from the output point, P5/P6 would not turn off fully and that would increase the transition time.
The low power supply of the proposed VCO and the large voltage to frequency tuning range necessitates using large size transistor N5 to reduce the up-converted flicker noise to the oscillation frequency. However using large size for the current mirror transistors will not cause increase in the power consumption.
Because of the large size of transistors N1/N2 and P1/P2, they are the major source of thermal noise, but this large size is needed to provide large gain to maintain oscillation and wide frequency tuning range. The transistors N3/N4, are working in triode region and they divert only a negligible current from N1/N2, so their noise contribution can be ignored. Using (8) , the phase noise of the proposed VCO is calculated as -96.21dBc/Hz at 1MHz offset with center frequency 4.4GHz.
III. SIMULATION RESULTS
Based on the previous analysis, the transistor size of the proposed delay cell is summarized in Table I . The replica bias circuit is same to the delay cell, but without the second loop input pair. The length of the current mirror transistors is selected equal to 1 m, in order to reduce the up-converted flicker noise. SpectreRF is used to do the simulation with TSMC 90nm technology. As shown in the previous section in Fig.4 , the tuning range of the proposed oscillator is from 394MHz to 4.4GHz when is equal to 200mV and while the coarse tuning gain is 834.5MHz/mA.
The fine frequency tuning characteristic is simulated and illustrated in Fig.5 with tail current 5mA, 3mA, 1mA and 200 A respectively. For wide tuning range oscillator, a small shift of phase noise with the frequency variation also needs to be maintained. Fig.6 shows the phase noise variation versus frequency. It can be seen that the phase noise in lower frequency is better than higher frequency, but the phase noise is not shift much with frequency variation and is around -94.5dBc/Hz. The power dissipation is 11.2mW when the oscillator is working at 4.4GHz.
The performance of proposed oscillator is summarized in Table II and some other oscillator designs are provided in Table III for comparison. 
IV. CONCLUSION
A multi-pass loop voltage controlled ring oscillator that uses cross-coupled PMOS transistors and replica bias with coarse/fine control signals was presented to improve phase noise characteristic and increase frequency tuning range. The design implemented in TSMC 90 nm CMOS technology with 0.8V power supply shows frequency tuning range from 394MHz to 4.4GHz with -94.6dBc/Hz at 1MHz offset from 4.4GHz. The power consumption at 4.4GHz is 11.2mW.
